A new pulse arrival-time recording system is being developed at Los Alamos. This system utilizes the latest advances in electronics and computer technology to provide a system that has increased performance over existing instrumentation at a much lower per channel cost. We describe the design of the primary component, the P A T W C I (Pulse Arrival-Time Recording ModulePeripheral Component Interconnect) and its configuration in both small and large systems. We will also describe the added features that promise to greatly enhance our time correlation measurements.
I. INTRODUCTION
We developed the PATRM (Pulse Arrival-Time Recording Module) [l] at Los Alamos approximately 5 years ago. It is being used primarily on systems involved in neutron coincidence and neutron multiplicity studies [2,31. This dualwidth, CAMAC module essentially records the arrival-time of signals applied to any of its inputs. Its memory contains sequentially stored arrival times. The recording of raw arrivaltimes allows use of different analytical methods on the same data. This module is very useful for time-correlation measurements and has provided an effective tool for system fault diagnosis and cosmic ray correction. One disadvantage of recording raw-arrival-time data is, that it requires a large amount of high-speed memory. The original PATRM has static memory modules that are much more expensive then the conventional dynamic memory modules used in today's PCs. The PATRh4 can store up to 4 million 32-bit events with the smallest time resolution of 100ns. We are currently developing two types of systems that require time-correlation measurements; large multiple-channel waste-assay and interrogation systems, and small low-cost monitoring systems. Our previous acquisition systems required several different types of modules to perform the total data acquisition. Our goal is to replace a rack of hardware with essentially a small expansion chassis or with a single PCI card and at the same time provide increased capability and Sower cost. The new PATRMPCI will preserve all the functionality of the original PATRM with several additional features. Some of the new features are: (1. Channel ID tagging, (2. Finer time resolution to permit gammdneutron time correlation studies, (3. Virtually unlimited data storage, (4. Programmable channel selection, (5. Programmablc channel delay and gating and, (6. On-board scalers, that is, counters for every channel.
THE PATRMPCI SYSTEM DESCRIPTION
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A. Overview
The PATRM/PCI uses the PCI(Periphera1 Component Interconnect) bus standard. 141 The PCI standard is a high-performance I/O bus architecture developed primarily by Intel Corp. [5] . The PCI bus is processor independent and is currently in use by all major computer manufacturers. The 32-bit, 33Mhz, version of the PCI bus has a theoretical bandwidth of 132 Mbytes per second. The PATRMRCI is a single card that accepts 16 differential ECL(emitter-coupled-logic) signals and provides the necessary high-speed circuitry to time-tag and channel-tag incoming signal events. The events are then stored into main memory or memory residing on a PCI memory card. A small system implementation would consist of at least one PATRMPCI card plugged into a standard PCI motherboard with CPU. For a large system with several input channels one can use a bus expansion chassis. Current motherboards have up to 6 PCI slots and there are passive back-planes with up to 18 PCI slots. The majority of the PATRMPCI design resides in one 20,000 gate, FPGA (field-programmable-gate-array) along with a single PCI bus controller ASIC.
B. PCI Bus Versus Other Busses
Why develop a system based on the PCI bus standard and not on VME, VXI or even CAMAC? The main reason being cost versus performance obtained with the PCI Bus. The PCI bus standard allows very fast, high level designs without expensive hardware and software. The PCI bus standard allows any card on the bus to be a bus-master. Thus affording high-speed data transfers to and from either main memory or a memory card on the PCI bus without CPU intervention. Another performance feature is true plug and play, that is, all card parameters are set via software. The PCI bus standard has also improved the interrupt structure of the PC by providing shared, level-interrupts. Because the PCI bus is designed primarily for the PC market, the price of implementing a PCI card is relatively inexpensive. Several PCI controller ASICs are available. These ASICs being advanced, inexpensive, single chip solutions. This is a direct result of the current $150 billion per year PC market versus the $1.5 billion per year VME market [6] . This allows more resources to be place on developing lower cost, higher performance ICs. Although PCI lacks the industrial-strength aspect of the VME or VXI, there are emerging form factor boards that address this issue. For example, the Compact PCI [7] form factor seems to be one implementation that shows great promise of industry-wide acceptance. The Compact PCI standard is designed around a passive back-plane using low-capacitance, pin in socket, connectors. The standard configuration allows up to ' 7 boards per PCI bridge. The board size is the 3U or 6U EUROCARD standard, the same form factor as used in VME. A design developed on a standard PCI card can be easily ported to a Compact PCI module. The ease of conversion is made possible by utilizing the same PCI controller and system software. Another PCI implementation to note is the 3:2-bit PC CARD standard. This standard was developed by the PCMCIA standards committee as an extension to the 16-bit PCMCIA cards used primarily in laptops. The PC CARD standard is essentially a hot-insertion type PCI card in a very small form factor. The initial prototype of the PATRAMPC1 is being developed in the standard PCI cards with i3 future version most likely ported to Compact PCI and/or PC CARD.
III. PATRMPCI CARD DESCRIPTION AND OPERATION

A. Normal Mode of Operation
In the normal mode of operation (see Fig. 1 ), the PATRMPCI board is first configured and inputs enabled under software control. Up to 16 ECL(emitter coupled logic)signals, (which originate at detectors), are fed into the standard ECL VO connector located on the PATRMPCI. The input pulses are synchronized and processed in a pipelinefashion at the programmable clock rate. By utilizing the higher speed-grade FPGAs when available, we will achieve a clock rate of lOOMhz or a time resolution of 10ns. The output of the synchronizer loads into the Programmable Delay Shift Register(PDSR). When a non-zero,l6 bit value, is shifted out of the PDSR, that is, the hit detector output goes high, thus enabling the High Speed FIFO (HSF) to store the event. The following are parameters stored into the HSF 1) the Time Mark Counter (TMC) which is a 32 bit real time counter incremented at the programmable clock rate.
2) The output of the PDSR, (which contains the 16 bit channel information, allowing multiple hits to be stored in the same clock cycle), and 3) the 16 bits from the status and control register, (information provided such as External Gate, Veto, etc.). The HSF is used to de-couple the potentially high instantaneous rate from the lower readout rate of the PCI controller. The State Machine (SM) which is implemented in the custom FPGA reads the FIFO, decodes and compresses data, and controls the PCI bus controller. The SM is synchronized to the PCI's 33Mhz clock. Essentially the input to the PATRMPCI's custom FPGA synchronizes to the programmable clock and the average rate is equal to the incoming pulse rate. The PCI controller is a commercially available PCI 2.1 compliant bus mastering single-chip ASIC from AMCC 
B. State Machine Description
Once the SM is enabled it takes over control of the PATRM/PCI data acquisition. 
C. Description of PCI Bus DMA Transfers
One of the P A T M P C I ' s strengths is its utilization of DMA transfers to low cost, large quantity, shared, system memory. There are motherboards available that contain up to 1 GB and PCI memory cards that have up to 2 GB of memory. Also while the PATRMPCI is storing data another task can be reading memory and archiving to hard disk or DAT tape (which currently has a maximum storage of 8 GB on a single tape). The PCI controller's DMA mode comes up disabled upon power-up. Software initializes the configuration registers of the PCI controller and sets it up for the desired DMA mode. There are different ways of setting up the DMA controller. The mode chosen for the PATRMPCI design allows the system CPU to load the Write Address Counter (WAC) and Write Transfer Counter(WTC) (see Fig. 3 ). The WAC is a 32-bit address counter that is initially pointing to the first memory location the PATRMPCI is going to write to, which, theoretically can be anywhere in the 4 GB address space. The WTC is a 26-bit counter programmed with the byte transfer value. It can transfer a maximum of 64MB or 16 million DWORDS. The following is the data acquisition sequence. First the software loads the WAC and WTC with the appropriate values and then enables the DMA mode. The software also enables end-of-transfer PCI interrupt. The software then enables the PATRMPCI's real-time clock and its input channels. Without any more CPU intervention the PATRMPCI card will load memory starting with first memory location indicated by the WAC and continue filling memory until the WTC is at zero. At which time an interrupt occurs and the interrupt handler executed. Because the interrupt handler is user-written, several courses of action can take place. A typical mode would be to implement a circular buffer. For example, after enabling the PATRMPCI for acquisition, a software task begins reading and processing incoming data. Provided the task keeps ahead of the incoming data, the WAC can be loaded with the previously loaded-address. A memory ping-pong scheme, in which the PATRMPCI alternately writes between two blocks of memory can also be implemented. While it is writing to one block the CPU is reading the other block. 
IV. STATUS
Currently the majority of the design is complete and critical portions computer-simulated. A prototype board has been started (see Fig. 4 ) and tests have been performed on the PCI controller. Due to the availability of a PCI controller evaluation card(see Fig. 5 ), the testing of the PCI controller has gone rather smoothly. We have evaluated the PCI memory card previously mention that can contain up to 2 GB of memory. This board is available from Micro Memory [9] and they plan to port the design to Compact PCI. This card can theoretically burst at the full 132 MB per sec PCI rate. It also uses the same PCI controller that is on the PATRMPCI card. We have also evaluated a PCI expansion chassis from BIT3 [lo] . This is a mini-tower type chassis that contains 7 PCI slots. It is also available in a rack mount version. This expansion chassis uses the DEC[ 1 11 PCI to PCI bridge ASICs, which seem to be the most commonly used. The PATRMPCI's custom circuitry is being built on a prototype daughter board that plugs into the PCI controller's evaluation board. Initial software development is occurring mainly in C* with some assembly language. Due to a shipment (delay of qualified FPGAs, only post-route simulations haFe been performed on this section of the design. Currently one 20,000 gate, FPGA, from ACTEL [12] houses the majority of the design including the high-speed FIFO and state machime. This FPGA comes packaged in a 208 pin quad-flat pack. Tlhe other parts of the design are implemented in ECL along with the single PCI controller. In conclusion, anyone planning to develop new hardware should consider using the PCI standard to take advantage of this robust but low cost technology.
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